• Specification number WG Status
    select
    Meeting
    Target Release
    select
    TSG Status
    select
    Work Item
Data pager
Data pager
First PagePrevious Page
1
Next PageLast Page
Page size:
PageSizeComboBox
select
 11 items in 1 pages
Spec #CR #Revision #Impacted VersionTarget ReleaseTitleWG TDoc #WG statusTSG TDoc #TSG statusNew Version
25.2110060-3.2.0R1999Explicit mention of slot format reconfiguration also for uplinkR1-000719agreedRP-000265approved3.3.0
25.2110058-3.2.0R1999Clarification of spreading factor for AICHR1-000697agreedRP-000265approved3.3.0
25.211005723.2.0R1999Slot formats for downlink power control preamblesR1-000795agreedRP-000265approved3.3.0
25.211005633.2.0R1999Clarification for the PDSCH channelisation code association with DPCH in 25.211R1-000753agreedRP-000265approved3.3.0
25.211005533.2.0R1999Physical channel nomenclature in FDDR1-000781agreedRP-000265approved3.3.0
25.211005453.2.0R1999Slot format clarification for CPCHR1-000793agreedRP-000265approved3.3.0
25.211005313.2.0R1999Revision of notes in sections 5.3.2 and 5.3.2.1R1-000565agreedRP-000265approved3.3.0
25.211005113.2.0R1999Bit value notation change for PICH and CSICHR1-000578agreedRP-000265approved3.3.0
25.211004913.2.0R1999PICH undefined bits and AICH, AP-ICH, CD/CA-ICH non-transmitted chipsR1-000563agreedRP-000265approved3.3.0
25.2110048-3.2.0R1999Propagation delay for PCPCHR1-000577agreedRP-000265approved3.3.0
25.211004743.2.0R1999Clarifications to power control preamble sectionsR1-000794agreedRP-000265approved3.3.0